

## **2Gb LPDDR2 Specification**

#### Specifications


- Density: 2G bits
- Organization
  - 8 banks x 16M words x 16 bits 0

apmemory

- 8 banks x 8M words x 32 bits 0
- **Power Supply** 
  - VDD1=1.7 to 1.95V 0
  - VDD2,VDDCA,VDDQ=1.14 to 1.3V 0
- Clock frequency: 466/400/333/266/200/166 MHz
- **2KB** Page Size
  - Row address: AX0 to AX13 0
  - Column address: AY0 to AY9 (X 16 bits) 0
  - Column address: AY0 to AY8 (X 32 bits) 0
- **Eight Internal Banks for Concurrent Operation**
- Interface: HSUL 12
- Burst Lengths (BL): 4, 8, 16
- Burst Type (BT)
  - 0 Sequential (4, 8, 16)
  - 0 Interleave (4, 8)
- Read Latency (RL): 3, 4, 5, 6, 7, 8
- Write Latency (WL): 1, 2, 3, 4
- Precharge: auto precharge option for each burst access
- **Programmable Driver Strength** •
- Refresh: auto-refresh, self-refresh
- Refresh Cycles: 8132 cycles/32ms
- Average Refresh Period: 3.9µs
- **Operating Temperature Range** 
  - TC = -25°C to +85°C 0

#### Features

- DLL is not implemented
- Low power consumption
- JEDEC LPDDR2-S4B compliance .
- Partial Array Self-Refresh (PASR)
- Auto Temperature Compensated Self-Refresh (ATCSR) • by built-in temperature sensor
- Deep power-down mode •
- Double-data-rate architecture; two data transfers per • one clock cycle
- The high-speed data transfer is realized by the 4 bits • prefetch pipelined architecture
- Differential clock inputs (CK and /CK)
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data





## **Differences from JEDEC:**

1) Mode Register 9, bit [5] is a readable Failed Die Bit.



. . . . . .

.


## **Table of Contents**

1	Ordering Information	4
2	Package Ball Assignment:	5
3	Package Outline Drawing:	6
4	Electrical Specifications:	7
5	Block Diagram	19
6	Pin Function	20
7	Command Operation	23
8	Simplified State Diagram	26
9	Operation of the LPDDR2 RAM	27



## **1** Ordering Information

Part Number	Configuration	Temperature Range	Max Frequency	Note
AD220032D-AB	X32	-25°C to +85°C	466 MHz	134B (10x11.5)
AD220016D-AB	X16	-25°C to +85°C	466 MHz	134B (10x11.5)



**AP Memory** 



## 2 Package Ball Assignment:

#### 2.1 x32/16: "134-Ball FBGA –10x11.5x1.0 mm, ball pitch 0.65 mm, ball size 0.4 mm. (package code AB)"


PI I <u>NI</u>	N 1 Dex										
		1	2	3	4	5	6	7	8	9	10
А											
В			$\left( \underbrace{NC} \right)$	$\left( \underbrace{NC} \right)$		VDDZ	(VDD1)	(DQ31)	0029	DQ26	
С		(VDD1)	(vss)	$\left( \underbrace{NC} \right)$		(vss)	(vss)	(DDQ	0025	(vss)	VDDQ
D		(vss)	KDDS	( <b>zQ</b> )		(DDQ	(DQ30)		DQS3_T	DO23_C	(vss)
E		(vss)					(DQ24)			(DDQ	(vss)
F		VDDCA		(CA7)		(vss)		(DQ13)	(DQ14)		(VDDQ
G		(DDS)		VREFCA		DQS1_C	DQS1_T				(vss)
Н		VDDCA	(vss)				(DDQ)				
J		(vss)	$\left( \underbrace{NC} \right)$			(vss)	(DDQ)	KDD3	(vss)	VREFDQ	
К			$\left( \underbrace{NC} \right)$	$\left( \underbrace{NC} \right)$			(DDQ)				
L		$(\overline{vcs})$	$\left( \underbrace{NC} \right)$	$\left( \underbrace{NC} \right)$							(vss)
М						(vss)					(VDDQ
Ν		(vss)	VDDCA			(DQ19)	DQ23			(DDQ	(vss)
Ρ		(vss)	KDDZ			VDDQ	(DQ17)	(DQ20)	DOS2_T	DOS5-C	(vss)
R		(VDD1)	(vss)	$\left( \underbrace{\mathbf{NC}} \right)$		(vss)	(vss)	(DDQ		(vss)	(DDQ
Т			$\left( \underbrace{NC} \right)$	$\left( \underbrace{NC} \right)$		KDDS	(VDD1)				
$\bigcup$											


## Top View Through Package




## **3** Package Outline Drawing:

3.1 x32/16 : "134-Ball FBGA –10x11.5x1.0 mm, ball pitch 0.65 mm, ball size 0.4 mm. (package code AB)"





#### Top View



Side View

Symbol	MIL	LIMETH	ERS
Symbol	MIN.	NOM.	MAX.
A			1.00
A1	0.27	0.32	0.37
A2	0.545	0.58	0.63
D	9.90	10.00	10.10
D1		5.85 BS	С
Е	11.40	11.50	11.60
E1		10.40 B	SC
b	0.35	0.40	0.45
e		0.65 BS	С



## 4 Electrical Specifications:

All voltages are referenced to each GND level (VSS, VSSCA, and VSSQ). Execute power-up and Initialization sequence before proper device operation can be achieved.

#### 4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Notes
Voltage on any pin relative to VSSCA, VSSQ	VT	-0.4 to +1.6	V	
Power supply voltage (core power1) relative to VSS	VDD1	-0.4 to +2.3	V	
Power supply voltage (core power2) relative to VSS	VDD2	-0.4 to +1.6	V	
Power supply voltage for command, address relative to VSSCA	VDDCA	-0.4 to +1.6	V	
Power supply voltage for output relative to VSSQ	VDDQ	-0.4 to +1.6	V	
Storage temperature	Tstg	-55 to +125	°C	1
Power dissipation	PD	1.0	W	
Short circuit output current	IOUT	50	mA	

Notes:

Storage temperature the case surface temperature on the center/top side of the DRAM.

Caution:

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### 4.2 Operating Temperature Condition

Parameter	Symbol	Rating	Unit	Notes
Operating case temperature	TC	-25 to +85	°C	1

Notes 1:

Operating temperature is the case surface temperature on the center/top side of the DRAM.

Refer to MR4 programing table for Temperature Sensor de-rating & refresh rate numbers.



#### 4.3 Recommended DC Operating Conditions

#### $(TC = -25^{\circ}C \text{ to } +85^{\circ}C)$

Para	meter	Symbol	min.	typical	max	Unit	Notes
	coro powor1	VDD1	1.7	1.8	1.95	V	1
	core power1	VSS	0	0	0	V	
		VDD2	1.14	1.2	1.3	V	1
Cupply valtage	core power2	VSS	0	0	0	V	
Supply voltage	for command, address	VDDCA	1.14	1.2	1.3	V	1
		VSSCA	0	0	0	V	
	for a start	VDDQ	1.14	1.2	1.3	V	1
	for output	VSSQ	0	0	0	V	

Notes:

VDDQ tracks with VDD2, VDDCA tracks with VDD2. AC parameters are measured with VDD2, VDDCA and VDDQ tied together.

#### 4.4 AC and DC Input Measurement Levels

[Refer to section 8 in JEDEC Standard No. 209-2E]

#### 4.5 DC Characteristics 1

(TC = -25°C to +85°C, VDD1 = 1.7V to 1.95V, VDD2/VDDCA/VDDQ = 1.14V to 1.3V, VSS/VSSCA/VSSQ = 0V)

						<u></u>				
Parameter	Test Condition	Symbol	Power Supply	DDR 933	DDR 800	DDR 667	DDR 533	DDR 400	DDR 333	Unit
	tCK = tCK(min); tRC = tRC(min); CKE is	IDD01	VDD1		10					
Operating one	HIGH;	IDD02	VDD2			5(	)			mA
bank active- precharge current	CS_n is HIGH between valid commands; CA bus inputs are SWITCHING;		VDDCA			6.	5			mA
	Data bus inputs are STABLE	IDD0 <sub>IN</sub>	VDDQ			1				mA
	tCV - tCV (min), CVE is LOW, CS - n is	IDD2P1	VDD1			0.	4			mA
Idle power-down	tCK = tCK(min); CKE is LOW; CS_n is HIGH; all banks idle;	IDD2P2	VDD2			1.	8			mA
standby current	CA bus inputs are SWITCHING;	מנססו	VDDCA			0.	1			mA
	Data bus inputs are STABLE	IDD2P <sub>IN</sub>	VDDQ			0.	2			mA
	CK_t = LOW; CK_c = HIGH; CKE is	IDD2PS1	VDD1			0.	4			mA
Idle power-down standby current	LOW; CS n is HIGH; all banks idle;	IDD2PS2	VDD2			1.	8			mA
with clock stop	CA bus inputs are STABLE;	IDD2PS <sub>IN</sub>	VDDCA			0.	1			mA
	Data bust inputs are STABLE;	1DD21 5IN	VDDQ			0.	DDR 533DDR 400DDR 333Unit0mAmA0mAmA0mAmA0mAmA0mAmA0mAmA1mAmA1mAmA2mAmA1mAmA2mAmA1mAmA2mAmA2mAmA5mAmA5mAmA5mAmA5mAmA6mAmA6mAmA6mAmA6mAmA6mAmA6mAmA6mAmA6mAmA7mAmA7mAmA6mAmA7mAmA7mAmA7mAmA7mAmA7mAmA7mAmA7mAmA7mAmA7mAmA7mAmA7mAmA7mAmA7mAmA7mAmA7mAmA7mAmA7mAmA <trr>7mAmA<trr>7mA<t< td=""></t<></trr></trr>			
Idle non power- down standby current	tCK = tCK(min); CKE is HIGH; CS_n is	IDD2N1	VDD1	0.6						mA
	HIGH, all banks idle;	$\mathrm{IDD2N}_{2}$	VDD2			15	5			mA
current	CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD2N <sub>IN</sub>	VDDCA			6.	5		JJJK         JJK           333         m           m         m<	mA
	Data dus linputs are STABLE	ID D DI IW	VDDQ			1				mA
Idle non power-	CK_t = LOW; CK_c = HIGH; CKE is HIGH; CS_n is HIGH; all banks idle; CA bus inputs are STABLE;	IDD2NS1	VDD1			0.				mA
down standby		IDD2NS2	VDD2			8				mA
current with clock stop		IDD2NS <sub>IN</sub>		6.5			mA			
Stop	Data bus inputs are STABLE		VDDQ			1				mA
Active power-	tCK = tCK(min); CKE is LOW; CS_n is	IDD3P1	VDD1		1					mA
down standby	HIGH; one bank active;	IDD3P2	VDD2			10				mA
current	CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3P <sub>IN</sub>	VDDCA			0.			DDK           333           n <td>mA</td>	mA
			VDDQ			0.				mA
Active power-	CK_t = LOW; CK_c = HIGH; CKE is	IDD3PS1	VDD1			1		400     333     ,       400     333     ,       1     ,     , </td <td>mA</td>	mA	
down standby	LOW; CS_n is HIGH; one bank active;	IDD3PS2				10				mA
current with clock stop	CA bus inputs are STABLE; Data bus inputs are STABLE	IDD3PS <sub>in</sub>	VDDCA			0.			N         DUN           333         mu           1         mu	
	- ···· · · · · · · · · · · · · · · · ·		VDDQ			0.				mA
Active non power-	tCK = tCK(min); CKE is HIGH; CS_n is	IDD3N1	VDD1			1.				mA
down standby	HIGH; one bank active;	IDD3N <sub>2</sub>	VDD2			20				mA
current	CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3N <sub>in</sub>	VDDCA			6.				
	-		VDDQ			1				
Active non power-	CK_t = LOW; CK_c = HIGH; CKE is HIGH;	IDD3NS <sub>1</sub>	VDD1			1.				mA
down standby	CS_n is HIGH; One bank active;	IDD3NS <sub>2</sub>	VDD2			15				
current with clock stop	CA bus inputs are STABLE;	IDD3NS <sub>IN</sub>	VDDCA			6.				
r.	Data bus inputs are STABLE		VDDQ			1	1			



## AD220032D / AD220016D 2Gb LPDDR2

		Max								
Parameter	Test Condition	Symbol	Power Supply	DDR 933	DDR 800	DDR 667	DDR 533	DDR 400	DDR 333	Unit
	tCK = tCK(min); CS_n is HIGH between	IDD4R1	VDD1				2			mA
Operating burst read current	valid commands; one bank active; BL = 4; RL = RLmin;	IDD4R <sub>2</sub>	VDD2	200	195	190	165	130	110	mA
current	CA bus inputs are SWITCHING;	IDD4R <sub>IN</sub>	VDDCA		-		6.5	-	-	mA
	tCK = tCK (min); CS_n is HIGH between	$\mathrm{IDD4W}_1$	VDD1				2			mA
Operating burst write	valid commands; one bank active; $BL = 4$ ;	$\mathrm{IDD4W}_2$	VDD2	265 210 190 160 110 100					100	mA
current	WL = WL(min); CA bus inputs are SWITCHING;		VDDCA				6.5			mA
	50% data change each burst transfer	IDD4W <sub>IN</sub>	VDDQ				30			mA
	tCK = tCK (min); CS_n is HIGH between	IDD51	VDD1				35			mA
All Bank Auto	valid commands; tRC = tRFCab(min); Burst	IDD52	VDD2				143			mA
Refresh Burst Current	refresh; CA bus inputs are SWITCHING;	IDDC	VDDCA				6.5		DDK 333         DDK 333           INO         MA           INO         INA           IN	mA
Carroni	Data bus inputs are STABLE	IDD5 <sub>in</sub>	VDDQ				1			mA
	tCV = tCV(min), CVE is IIICII botwoon	IDD5ab1	VDD1				2			mA
All Bank Auto Refresh Average	tCK = tCK(min); CKE is HIGH between valid commands; tRC = tREFI;	IDD5ab2	VDD2				18			mA
Refresh Average Current	CA bus inputs are SWITCHING;	IDDC	VDDCA			190     165     130     110     mA       6.5     mA       2     mA       0     190     160     110     100     mA       6.5     mA       30     mA       35     mA       143     mA       6.5     mA       1     mA       2     mA				
Carron	Data bus inputsa are STABLE	IDD5ab <sub>IN</sub>	VDDQ				1		m m m	mA
Per Bank Auto	tCK = tCK(min); CKE is HIGH between valid commands; tRC = tREFI/8;	IDD5pb1	VDD1				2			mA
		IDD5pb2	VDD2				18			mA
Refresh Average Current	CA bus inputs are SWITCHING;	TO DE L	VDDCA				6.5			mA
	Data bus inputs are STABLE	IDD5pb <sub>IN</sub>	VDDQ				1			mA
Self Refresh Current	CK $t = LOW$ ; CK $c = HIGH$ ; CKE is LOW;	IDD61	VDD1	850				μΑ		
	CA bus inputs are STABLE;	IDD62	VDD2	3.5						mA
Range: -30°C to 85°	Data bus inputs are STABLE;	IDD(	VDDCA			35         143         6.5         1         2         18         6.5         1         2         18         6.5         1         2         18         6.5         1         2         18         6.5         1         850         3.5         100         200         300         600         70         200         3         10			μA	
C)	Maximum 1 x Self-refresh rate	IDD6 <sub>in</sub>	VDDQ				200			μΑ
Deep Power Down		IDD81	VDD1				300			μΑ
Current (Standard	$CK_t = LOW; CK_c = HIGH; CKE is LOW;$	IDD82	VDD2				600			μA
Temerature Range: -	CA bus inputs are STABLE; Data bus inputs are STABLE		VDDCA				70	mA mA mA mA mA mA mA mA mA mA mA mA mA m	μA	
30°C to 85°C)		IDD8 <sub>in</sub>	VDDQ				200			μA
Self Refresh Current		IDD6ET1	VDD1				3			mA
(Extended	$CK_t = LOW; CK_c = HIGH; CKE is LOW;$	IDD6ET2	VDD2				10			mA
Temerature Range:	CA bus inputs are STABLE; Data bus inputs are STABLE		VDDCA				100			μA
85°C to 105°C)	•	IDD6ET <sub>IN</sub>	VDDQ	300						μΑ
Deep Power Down		IDD8ET1	VDD1				300			μA
Current (Extended	CK_t = LOW; CK_c = HIGH; CKE is LOW;	IDD8ET2	VDD2				1			mA
Temerature Range:	CA bus inputs are STABLE; Data bus inputs are STABLE	IDD0ET	VDDCA				70			μA
85°C to 105°C)		IDD8ET <sub>in</sub>	VDDQ				200			μA

# apmemory

#### 4.6 Advanced Data Retention Current (Self-refresh current)

(TC = -25°C to +85°C, VDD1 = 1.7V to 1.95V, VDD2/VDDCA/VDDQ = 1.14V to 1.3V, VSS/VSSCA/VSSQ = 0V)

Param	eter	Symbol	supply	Typical	Unit	Test Condition		
		IDD6 <sub>1</sub>	VDD1	192	μA			
	Full Arrow	IDD6 <sub>2</sub>	VDD2	600	μA			
	Full Array	IDD6 <sub>IN</sub>	VDDCA VDDQ	1 10	μΑ			
		IDD6 <sub>1</sub>	VDD1	144	μΑ			
	1/2 Array	IDD6 <sub>2</sub>	VDD2	400	μΑ			
+25°C	1/2 All dy	IDD6 <sub>IN</sub>	VDDCA VDDQ	1 10	μΑ			
CKE ≤ 0.2V		IDD6 <sub>1</sub>	VDD1	120	μΑ			
	1/4 0	IDD6 <sub>2</sub>	VDD2	300	μA			
	1/4 Array	IDD6 <sub>IN</sub>	VDDCA VDDQ	1 10	μΑ			
	1/8 Array	IDD6 <sub>1</sub>	VDD1	108	μA			
		IDD6 <sub>2</sub>	VDD2	248	μΑ			
		IDD6 <sub>IN</sub>	VDDCA VDDQ	1 10	μΑ	All devices are in self-refresh CK_t = LOW, CK_c = HIGH;		
		IDD6 <sub>1</sub>	VDD1	240	μΑ	CKE is LOW; CA bus inputs are STABLE;		
	Full Array	IDD6 <sub>2</sub>	VDD2	760	μΑ	Data bus inputs are STABLE		
	Full Array	IDD6 <sub>IN</sub>	VDDCA	1	υА	μA	ΠА	
			VDDQ	15	μ			
		IDD6 <sub>1</sub>	VDD1	176	μA			
	1/2 Array	IDD6 <sub>2</sub>	VDD2	520	μA			
+45°C		IDD6 <sub>IN</sub>	VDDCA VDDQ	1 15	μA			
CKE ≤ 0.2V		IDD6 <sub>1</sub>	VDD1	144	μΑ			
	1/4 Array	IDD6 <sub>2</sub>	VDD2	384	μA			
		IDD6 <sub>IN</sub>	VDDCA VDDQ	1 15	μΑ			
		IDD6 <sub>1</sub>	VDD1	128	μA			
	1/8 Array	IDD6 <sub>2</sub>	VDD2	320	μΑ			
	1/8 Array	IDD6 <sub>IN</sub>	VDDCA VDDQ	1 15	μΑ			



## AD220032D / AD220016D 2Gb LPDDR2

Parameter Full Array		Symbol	supply	max	Unit	Test Condition
		IDD61	VDD1	0.85	mA	
	Eull Arrow	IDD62	VDD2	3.5	mA	
	Full Allay	IDD6 <sub>IN</sub>	VDDCA	100		
		IDDOIN	VDDQ	200	μA	
		IDD61	VDD1	0.75	mA	
	1/2 Array	IDD62	VDD2	3	mA	
	172 Allay	IDD6 <sub>IN</sub>	VDDCA	100	۸	All devices are in self-refresh
$+45^{\circ}C \le TC \le +85^{\circ}C$		IDDOIN	VDDQ	200	μA	$CK_t = LOW, CK_c = HIGH;$
$CKE \le 0.2V$		IDD61	VDD1	0.65	mA	CKE is LOW; CA bus inputs are STABLE;
	1/4 Array	IDD62	VDD2	2.7	mA	Data bus inputs are STABLE
	1/4 Allay	IDD6 <sub>IN</sub>	VDDCA	100	۸	
		IDDOIN	VDDQ	200	μA	
		IDD61	VDD1	0.6	mA	
	1/Q A more	IDD62	VDD2	2.5	mA	
	1/8 Array	IDD(	VDDCA	100		
		IDD6 <sub>IN</sub>	VDDQ	200	μA	

Notes:

1) This device supports both bank-masking and segment-masking. IDD6 PASR currents are measured using bank-masking only.

2) IDD6 85°C is the maximum and IDD6 25°C/45°C are typical of the distribution of the arithmetic

## apmemory

#### 4.7 DC Characteristics 2

(TC = -25°C to +85°C, VDD1 = 1.7V to 1.95V, VDD2/VDDCA/VDDQ = 1.14V to 1.3V, VSS/VSSCA/VSSQ = 0V)

Parameter	Symbol	min.	max	Unit	Test Condition	Notes
Input leakage current	ILI	-2.0	2.0	μA	$0 \le VIN \le VDDQ$	
Output leakage current	ILO	-1.5	1.5	μΑ	$0 \le VOUT \le VDDQ$ DQ = disable	
Output high voltage	VOH	0.9×VDDQ		V	IOH = -0.1mA	
Output low voltage	VOL		0.1×VDDQ	V	IOL = 0.1mA	

#### 4.8 DC Characteristics 3

(TC = -25°C to +85°C, VDD1 = 1.7V to 1.95V, VDD2/VDDCA/VDDQ = 1.14V to 1.3V, VSS/VSSCA/VSSQ = 0V)

Parameter	Symbol	min.	max	Unit	Notes
AC differential input voltage	VID (AC)	-0.2	VDDQ + 0.2	V	
AC differential cross point voltage	VIX (AC)	0.5 x VDDQ - 0.15	0.5 x VDDQ + 0.15	V	
AC differential cross point voltage	VOX (AC)	0.5 x VDDQ - 0.2	0.5 x VDDQ + 0.2	V	




Figure 1. Differential Signal Levels

#### 4.9 Pin Capacitance

(TA = +25°C, VDD1 = 1.7V to 1.95V, VDD2/VDDCA/VDDQ = 1.14V to 1.3V, VSS/VSSCA/VSSQ = 0V)

Parameter	Symbol		LPDDR2 933-466	LPDDR2 400-200	Unit	Notes
CLK input pin capacitance	CCK	min.	1.	0	pF	1,2
CK, /CK		max	2.	0	-	-
CLK input pin capacitance $\Delta$	CDCK	min.	0		pF	1,2,3
СК, /СК	CDCK	max	0.20	0.25	pr.	1,2,3
Input pin capacitance	CI	min.	1.0		pF	1,2,4
CA, /CS, CKE		max	2.	0		
Input pin capacitance $\Delta$	CDI	min.	-0.4	-0.5	πE	1.2.5
CA, /CS, CKE	CDI	max	0.4	0.5	pF	1,2,5
Input/output pin capacitance	CIO	CIO min. 1.25		25	-E	1067
DQS, /DQS, DQ, DM	CIO	max	2.	5	pF	1,2,6,7
Input/output pin capacitance $\Delta$	CDDOG	min.	0		ъĘ	1070
DQS, /DQS	CDDQS	max	0.25	0.30	pF	1,2,7,8
Input/output pin capacitance $\Delta$	CDIO	min.	-0.5	-0.6	ъĘ	1070
DQ, DM	CDIO	max	0.5	0.6	pF	1,2,7,9
Collibration nin conssitence	C70	min.	0			1.2
Calibration pin capacitance	CZQ	max	2.	5	pF	1,2

#### Notes:

1) This parameter applies to die device only (does not include package capacitance)

- 2) This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSCA, VSSQ applied and all other pins floating.
- 3) Absolute value of CCK\_t-CCK\_c.
- 4) CI applies to /CS, CKE, CAO-CA9.
- 5) CDI=CI-0.5x(CCK\_t+CCK\_c)
- 6) DM loading matches DQ and DQS
- 7) MR3 I/O configuration DS OP3-OP0=4'b0001 (34.3 $\Omega$  typical)
- 8) Absolute value of CDQS\_t and CDQS\_c.
- 9) CDIO=CIO-0.5x(CDQS\_t+CDQS\_c) in byte-lane.

#### 4.10 Refresh Requirement Parameters (2Gb)

Parameter	Symbol	Value	Unit
Number of Banks		8	
Refresh Window Tcase ≤ 85°C	t <sub>REFW</sub>	32	ms
Refresh Window Tcase 85°C < Tcase ≤ 105°C	t <sub>REFW</sub>	8	ms
Required number of REFRESH commands (min)	R	8,192	
average time between REFRESH commands	t <sub>REFI</sub>	3.9	μs
Refresh Cycle time	t <sub>RFCab</sub>	130	ns
Per Bank Refresh Time	t <sub>RFCpb</sub>	60	ns
Burst Refresh Window = 4 x 8 x t <sub>RFC</sub>	t <sub>REFBW</sub>	4.16	μs



#### 4.11 AC Characteristics

(TC = -25°C to +85°C, VDD1 = 1.7V to 1.95V,	VDD2/VDDCA/VDDO = 1.14V to 1.3V.	VSS/VSSCA/VSSO = 0V)

					-	LPD	DR2			Unit	
Parameter	Symbol	min/max	шп t <sub>ск</sub>	933	800	667	533	400	333	Mbps	
Max. Frequency		~		466	400	333	266	200	166	MHz	
		Clock	Timing								
Average Clock Period	t <sub>ck</sub> (avg)	min		2.15	2.5	3	3.75	5	6	20	
Average Clock Feriou	(CK(avg)	max				1(	00			ns	
Average high pulse width	t <sub>cH</sub> (avg)	min		0.45						t <sub>ск</sub> (avg)	
	ι(H(G • B)	max				0.	55			ιCK(α•Β)	
Average low pulse width	t <sub>cL</sub> (avg)	min					45			t <sub>ck</sub> (avg)	
Average low pulse widur		max					55			ιCK(α•Β)	
Absolute Clock Period	t <sub>cK</sub> (abs)	min			t <sub>ск</sub> (avg	g)(min) +	+ t <sub>JIT</sub> (per	)(min)		ps	
Absolute clock HIGH pulse width (with	t <sub>cH</sub> (abs)	min					43			t <sub>ск</sub> (avg)	
allowed jitter)	CITY 7	max					57			-CK1- 07	
Absolute clock LOW pulse width (with	t <sub>сн</sub> (abs)	min					43			t <sub>ck</sub> (avg)	
allowed jitter)		max					57				
Clock Period Jitter (with allowed jitter)	t <sub>JIT</sub> (per)	min		-95	-100	-110		-140	-150	ps	
· · · · ·		max		95	100	110	120	140	150	*	
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	t <sub>JIT</sub> (cc)	max		190	200	220	240	280	300	ps	
		min		min((t <sub>c+</sub>	<sub>l</sub> (abs) <i>,</i> m	in - t <sub>сн</sub> (а	avg),min	n) (t <sub>cL</sub> (ab	s), min		
Duty cycle Jitter (with allowed jitter)	t <sub>JIT</sub> (duty)	111111					n)) x t <sub>ск</sub>			ps	
	allowed	max		$max((t_{CH}(abs),max - t_{CH}(avg),max) (t_{CL}(abs),$				(abs),	P5		
		mar					max)) x t				
Cumulative error across 2 cycles	t <sub>err</sub> (2per)	min		-140		-162		-206	-221	ps	
	allowed	max		140		162	177	206	221	P~	
Cumulative error across 3 cycles	t <sub>err</sub> (3per)	min		-166	-175	-192	-210	-245	-262	ps	
	allowed	max		166	175	192	210	245	262	^	
Cumulative error across 4 cycles	t <sub>err</sub> (4per)	min		-185	-194	-214	-233	-272	-291	ps	
	allowed	max		185	194	214	233	272	291		
Cumulative error across 5 cycles	t <sub>ERR</sub> (5per) allowed	min		-199	-209	-230	-251	-293	-314	ps	
		max		199	209	230		293	314		
Cumulative error across 6 cycles	t <sub>ERR</sub> (6per) allowed	min		-210		-244	-266	-311	-333 333	ps	
		max		210		244	266	311			
Cumulative error across 7 cycles	t <sub>ERR</sub> (7per) allowed	min		-221 221	-232 232	-256 256		-325 325	-348 348	ps	
	anowed	max		ZZI	232	200	219	323	348		



	0 1 1	.,				LPD	DR2			Unit
Parameter	Symbol	min/max	min t <sub>ск</sub>	933	800	667	533	400	333	Mbps
	t <sub>err</sub> (8per)	min		-229	-241	-256	-290	-338	-362	
Cumulative error across 8 cycles	allowed	max		229	241	256	290	338	362	ps
	t <sub>ERR</sub> (9per)	min		-237	-249	-274	-299	-349	-374	
Cumulative error across 9 cycles	allowed	max		237	249	274	299	349	374	ps
Cumulativa arrar agrags 10 avalas	t <sub>err</sub> (10per)	min		-244	-257	-282	-308	-359	-385	\$
Cumulative error across 10 cycles	allowed	max		244	257	282	308	359	385	ps
Cumulative error across 11 cycles	t <sub>ERR</sub> (11per)	min		-250	-263	-289	-316	-368	-395	na
Cumulative error across 11 cycles	allowed	max		250	263	289	316	368	395	ps
Cumulative error across 12 cycles	t <sub>err</sub> (12per)	min		-256	-269	-296	-323	-377	-403	ps
Cumulative error across 12 cycles	allowed	max		256	269	296	323	377	403	ps
		min		t <sub>err</sub> (n	per), all	owed, m	nin = (1 -	+ 0.68ln	(n)) x	
Cumulative error across $n = 13, 14 \cdots 49, 50$	t <sub>ERR</sub> (nper)	111111			t <sub>JIT</sub>	(per), all	owed, n	nin		ps
cycles	allowed	mox		t <sub>err</sub> (n	per), all	owed, m	ax = (1 ·	+ 0.68ln	(n)) x	ps
		max			t <sub>JIT</sub>	(per), all	owed, n	nax		
	Z	Q Calibrati	on Parame	ters						
Initialization Calibration Time	t <sub>zqinit</sub>	min		1				μs		
Long Calibration Time	tzqcl	min	6	360					ns	
Short Calibration Time	t <sub>zqcs</sub>	min	6	90					ns	
Calibration Reset Time	t <sub>zqreset</sub>	min	3			5	0			ns
	T	Read Pa	arameters							
DOS output access time from CK t/CK c	t <sub>DQSCK</sub>	min		2500						ps
	*DQ3CK	max			-	55	00			P0
DQSCK Delta Short	t <sub>dqsckds</sub>	max		380	450	540	670	900	1080	ps
DQSCK Delta Medium	t <sub>dqsckdm</sub>	max		780	900	1050	1350	1800	1900	ps
DQSCK Delta Long	t <sub>dqsckdl</sub>	max		1050	1200	1400	1800	2400	-	ps
DQS-DQ skew	t <sub>DQSQ</sub>	max		220	240	280	340	400	500	ps
Data hold skew factor	t <sub>QHS</sub>	max		260	280	340	400	480	600	ps
DQS Output High Pulse Width	t <sub>QSH</sub>	min				t <sub>CH</sub> (abs)				t <sub>ск</sub> (avg)
DQS Output Low Pulse Width	t <sub>QSL</sub>	min				t <sub>cL</sub> (abs)				t <sub>ск</sub> (avg)
Data Half Period	t <sub>QHP</sub>	min				min(t <sub>os</sub>	<sub>H</sub> , t <sub>QSL</sub> )			t <sub>ck</sub> (avg)
DQ/DQS output hold time from DQS	t <sub>QH</sub>	min				t <sub>QHP</sub> -	t <sub>QHS</sub>			ps
Read preamble	t <sub>rpre</sub>	min				0.	-			t <sub>ck</sub> (avg)
Read Postamble	t <sub>rpst</sub>	min				t <sub>cL</sub> (abs)	- 0.05			t <sub>ck</sub> (avg)
DQS low-Z from clock	t <sub>lz(dqs)</sub>	min				t <sub>DQSCK(mi</sub>	<sub>n)</sub> - 300			ps
DQ low-Z from clock	t <sub>lz(DQ)</sub>	min			t <sub>DQSC</sub>	<sub>:K(min)</sub> - (1	4*t <sub>QHS(</sub>	<sub>max)</sub> )		ps
DQS high-Z from clock	t <sub>HZ(DQS)</sub>	max				t <sub>DQSCK(ma</sub>	<sub>x)</sub> - 100			ps

APM LPDDR2 2Gb.pdf - Rev. 2.1c May 13, 2020



_						LPD	DR2			Unit
Parameter	Symbol	min/max	min t <sub>ск</sub>	933	800	667	533	400	333	Mbps
		Write I	Parameters							
DQ and DM input hold time (Vref based)	t <sub>DH</sub>	min		235	270	350	430	480	600	ps
DQ and DM input setup time (Vref based)	t <sub>DS</sub>	min		235	270	350	430	480	600	ps
DQ and DM input pulse width	t <sub>DIPW</sub>	min				0.	35			t <sub>ск</sub> (avg)
White commond to let DOC letching transition	t	min				0.	75			t <sub>ск</sub> (avg)
Write command to 1st DQS latching transition	t <sub>DQSS</sub>	max				1.	25			t <sub>ск</sub> (avg)
DQS input high-level width	t <sub>DQSH</sub>	min				0	.4			t <sub>ск</sub> (avg)
DQS input low-level width	t <sub>DQSL</sub>	min				0	.4			t <sub>ск</sub> (avg)
DQS falling edge to CK setup time	t <sub>DSS</sub>	min				0	.2			t <sub>ск</sub> (avg)
DQS falling edge hold time from CK	t <sub>DSH</sub>	min				0	.2			t <sub>ск</sub> (avg)
Write postamble	t <sub>wpst</sub>	min				0	.4			t <sub>ck</sub> (avg)
Write preamble	twpre	min				0.	35			t <sub>ck</sub> (avg)
	-	CKE Inp	ut Paramet	ers						
CKE min. pulse width (high and low pulse width)	t <sub>ске</sub>	min	3	3				t <sub>ск</sub> (avg)		
CKE input setup time	t <sub>ISCKE</sub>	min			0.25				t <sub>ck</sub> (avg)	
CKE input hold time	t <sub>інске</sub>	min		0.25				t <sub>ck</sub> (avg)		
	Com	nand Addro	ess Input F	aramete	ſS					
Address & control input setup time (Vref based)	t <sub>is</sub>	min		250	290	370	460	600	740	ps
Address & control input hold time (Vref based)	t <sub>ін</sub>	min		250	290	370	460	600	740	ps
Address & control input pulse width	t <sub>IPW</sub>	min				0.	40			t <sub>ck</sub> (avg)
	Boot	Parameters	(10 MHz -	- 55 MH	z)					
Clock Cycle Time	t	max				1	00			
Clock Cycle Time	t <sub>скь</sub>	min	-			1	.8			ns
CKE input setup time	t <sub>ISCKEb</sub>	min	-			2	.5			ns
CKE input hold time	t <sub>інскеь</sub>	min	-				.5			ns
Address & control input setup time	t <sub>ISb</sub>	min	-			11	50			ps
Address & control input hold time	t <sub>iHb</sub>	min	-			11	50			ps
DQS Output data access time from CK_t/CK_c	t <sub>dqsckb</sub>	min max	-	2.0				ns		
Data strobe edge to output data edge t <sub>DQSQb</sub> -1.2	t <sub>DQSQb</sub>	max	-	1.2				ns		
Data hold skew factor	t <sub>QHSb</sub>	max	-				.2			ns
		Mode Regi	ster Param	eters		1				110
Mode Register Write command period	t <sub>MRW</sub>	min	5				5			t <sub>ck</sub> (avg)
Mode Register Read command period	t <sub>MRR</sub>	min	2				2			t <sub>ck</sub> (avg)


APM LPDDR2 2Gb.pdf - Rev. 2.1c May 13, 2020



<b>D</b>	0 1 1	• •				LPD	DR2			Unit
Parameter	Symbol	min/max	min t <sub>ск</sub>	933	800	667	533	400	333	Mbps
	LPDI	DR2 SDRA	M Core P	arameter	rs					
Read Latency	RL	min	3	7	6	5	4	3	3	t <sub>ск</sub> (avg)
Write Latency	WL	min	1	4	3	2	2	1	1	t <sub>ск</sub> (avg)
Active to Active command period	t <sub>RC</sub>	min	-	$t_{RAS}$ + $t_{RPab}$ (with all-bank Precharge) $t_{RAS}$ + $t_{RPpb}$ (with per-bank Precharge)						ns
CKE min. pulse width during Self-Refresh (low pulse width during Self-Refresh)	t <sub>ckesr</sub>	min	3	15				ns		
Self refresh exit to next valid command delay	t <sub>xsr</sub>	min	2	t <sub>RFCab</sub> +10					ns	
Exit power down to next valid command delay	t <sub>xP</sub>	min	2	7.5				ns		
LPDDR2-S4 CAS to CAS delay	t <sub>CCD</sub>	min	2	2				t <sub>ck</sub> (avg)		
Internal Read to Precharge command delay	t <sub>rtp</sub>	min	2			7	.5			ns
RAS to CAS Delay	t <sub>RCD</sub>	min	3			]	18			ns
Row Precharge Time (single bank)	t <sub>RPpb</sub>	min	3			1	18			ns
Row Precharge Time (all banks)	t <sub>RPab</sub>	min	3			2	21			ns
Row Active Time	+	min	3			Z	42			ns
Kow Active Time	t <sub>RAS</sub>	max	-			7	70			μs
Write Recovery Time	t <sub>wr</sub>	min	3			]	15			ns
Internal Write to Read command delay	t <sub>wtr</sub>	min	2		7	.5		]	0	ns
Active bank A to Active bank B	t <sub>rrd</sub>	min	2			]	10			ns
Four Bank Activate window	t <sub>FAW</sub>	min	8			50			60	ns
Minimum Deep Power Down time	t <sub>DPD</sub>	min				5	00			μs



## 5 Block Diagram



## 6 Pin Function

#### 6.1 CK, /CK (input pins)

The CK and the /CK are the master clock inputs. All inputs except DMs, DQSs and DQs are referred to the cross point of the CK rising edge and the /CK falling edge. When in a read operation, DQSs and DQs are referred to the cross point of the CK and the /CK. When in a write operation, DMs and DQs are referred to the cross point of the VDDQ/2 level. DQSs for write operation are referred to the cross point of the CK and the /CK. The other input signals are referred at CK rising edge.

#### 6.2 /CS (input pin)

When /CS is low, commands and data can be input. When /CS is high, all inputs are ignored. However, internal operations (bank active, burst operations, etc.) are held.

#### 6.3 CA0 to CA9 (input pins)

These pins define the row & column addresses and operating commands (read, write, etc.) depend on their voltage levels. See "Addressing Table" and "Command operation".

#### 6.4 [Addressing Table]

Page Size	Organization	Row address	Column address
2КВ	x 16 bits	R0 to R13	C0 <sup>*1</sup> to C9
ZKD	x 32 bits	R0 to R13	C0 <sup>*1</sup> to C8

Command	DDR CA Pins									CK edge	
Command	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CKeuge
Active			R8	R9	R10	R11	R12	BAO	BA1	BA2	$\uparrow$
	RO	R1	R2	R3	R4	R5	R6	R7	R13		$\downarrow$
						C1	C2	BAO	BA1	BA2	$\uparrow$
Write/Read	AP	C3	C4	C5	C6	C7	C8	C9			$\downarrow$

Remarks: Rx = row address. Cx = column address

Notes:

1) C0 is not present on the command & address, therefore C0 is implied to be zero.

- 2) BA0,1 &2 are bank select signals. The memory array is divided into banks 0, 1, 2, 3, 4, 5, 6 and 7. BA0, 1 & 2 define to which bank an active/read/write/precharge command is being applied.
- 3) AP defines the precharge mode when a read command or a write command is issued. If AP = high during a read or write command, auto precharge function is enabled.



#### 6.5 [Bank Numbering and BA Input Table]

	BAO	BA1	BA2
Bank0	L	L	L
Bank1	Н	L	L
Bank2	L	Н	L
Bank3	Н	Н	L
Bank4	L	L	Н
Bank5	Н	L	н
Bank6	L	Н	Н
Bank7	Н	Н	Н

Remarks: H = VIH, L = VIL.

#### 6.6 CKE (input pin)

CKE controls power-down mode, self-refresh function and deep power-down function with other command inputs. The CKE level must be kept for 2 clocks at least if CKE changes at the crossing point of the CK rising edge and the /CK falling edge with proper setup time tIS, by the next CK rising edge CKE level must be kept with proper hold time tIH.

#### 6.7 DQ0 to DQ15 (x16), DQ0 to DQ31 (x32) - (input/output pins)

Data are input to and output from these pins.

#### 6.8 DQSx, /DQSx (input/ output pins, where x = 0 to 3)

DQS and /DQS provide the read data strobes (as output) and the write data strobes (as input). Each DQS (/DQS) pin corresponds to eight DQ pins, respectively (See DQS and DM Correspondence Table).

#### 6.9 DM0 to DM3 (input pins)

DM is the reference signals of the data input mask function. DM is sampled at the crossing point of DQS and VDDQ/2. When DM = high, the data input at the same timing are masked while the internal burst counter will be counting up.

#### 6.10 [DM truth table]

Name (Functional)	DM	DQ	Note
Write enable	L	Valid	1
Write inhibit	Н	Х	1

Notes:

1) Used to mask write data. Provided coincident with the corresponding data.

2) Each DM pin corresponds to eight DQ pins, respectively (See DQS and DM Correspondence Table).



#### 6.11 [DQS and DM Correspondence Table]

Part Number	Organization	DQS	Data Mask	DQ
AD220016D	x 16 bits	DQS0, /DQS0	DM0	DQ0 to DQ7
ADZ20010D	X 16 DIts	DQS1, /DQS1	DM1	DQ8 to DQ15
	x 32 bits	DQS0, /DQS0	DM0	DQ0 to DQ7
AD220032D		DQS1, /DQS1	DM1	DQ8 to DQ15
AD220032D		DQS2, /DQS2	DM2	DQ16 to DQ23
		DQS3, /DQS3	DM3	DQ24 to DQ31

#### 6.12 VDD1, VSS, VSS2, VDDCA, VSSCA, VDDQ, VSSQ (power supply)

VDD1/2 and VSS are power supply pins for internal circuits. VDDQ and VSSQ are power supply pins for the output buffers. VDDCA and VSSCA are power supply pins for command address input buffers.



## 7 Command Operation

#### 7.1 Command Truth Table

The LPDDR2 RAM recognizes the following commands specified by the /CS, CA0, CA1, CA2, CA3 and CKE at the rising edge of the clock.

CAxr refers to the command/address bit x on the rising edge of clock. ( $\uparrow$ ) CAxf refers to the command/address bit x on the falling edge of clock. ( $\downarrow$ )

Function Symbol Previous Current				DDR CA Pins										СК		
Symbol	Previous cycle	Current cycle	/cs	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	edge		
	Ц	ц	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	$\uparrow$		
	п	п	×	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	$\rightarrow$		
MRR	н	н	L	L	L	L	Н	MA0	MA1	MA2	MA3	MA4	MA5	$\uparrow$		
			×	MA6	MA7		-			×				$\downarrow$		
RFFnb	н	н	L	L L H L ×										$\uparrow$		
			×						×					$\downarrow$		
REFab	н	н	L	L	L	Н	Н			:	×			$\uparrow$		
		×						×					$\downarrow$			
SELF	Н	L	L	L	L	Н				×				$\uparrow$		
	×		×									$\downarrow$				
ACT	ACT	н	н	L	L										$\uparrow$	
							-							$\downarrow$		
WRIT	WRIT	WRIT	Н	н												1
														$\downarrow$		
READ	н	н												1		
														↓		
PRE	Н	н		н	Н	L	Н			×	BAU	BAI	BAZ	↑ 		
													↓ ↑			
BST	Н	н			п											
	н												▼			
DPDEN		L												· ↓		
	^			н	н									▼		
NOP	Н	Н	×										- →			
			L	н	н	н				×				• ↑		
NOP	L	L	×											· •		
			н						×					$\uparrow$		
NOP	Н	Н	×						×					$\downarrow$		
			Н						×					$\uparrow$		
DESL	Н	Н	×						×					$\downarrow$		
DDC	н		н						×					$\uparrow$		
PDEN	×	L	×						×					$\downarrow$		
PDEX,	L		н						×					$\uparrow$		
	×	н	×						×					$\checkmark$		
	MRW MRR REFpb REFab SELF ACT WRIT READ READ BST DPDEN NOP NOP NOP DESL PDEN	SymbolPrevious cycleMRWHMRRHREFpbHREFpbHACTHREADHREADHREADHDPDENHNOPH <td>SymbolPrevious cycleCurrent cycleMRWHHMRRHHREFpbHHREFabHHACTHHACTHHREADHHREADHHREADHHREADHHREADHHREADHHREADHHREADHHREADHHREADHHDPDENHHNOPHHNOPHHNOPHHNOPHHPDENHHPDENHHPDENHHSELFXHH</td> <td>SymbolPrevious cycleCurrent cycle/CSMRW</td> <td>Symbol cyclePrevious cycleCurrent cycleACS cycleMRW          </br></br></td> <td>Symbol cyclePrevious cycleCurrent cycleACAMRW HHIIIMRW HHHIIIIMRR HHHIIIIMRR HHHIIIIREFpb HHHIIIIREFpb HHHIIIIREFpb HHHIIIIREFpbHHIIIIREFpbHHIIIIREFpbHHIIIIREFpbHHIIIIMHHIIIISELFHHIIIIREADHHIIIIPREHHIIIIPREHHIIIIMRRHHIIIIIIPDENHHIIIIIINOPHHIIIIIINOPHHIIIIIINOPHHIIIIIINOPHHIIIIIIIINOPHHIIIIIIIIINOPHHIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII</td> <td>Symbol cyclePrevious cycleAurrent cycleACACA1CA2MRWH<math>  -</math></td> <td>Symbol cycleCurrent cycleCAS cycleCAS CASCAS CASCAS CASMRW HHHLLLLLMRR HHHKKKKMRR HHHKKKKMRR HHHKKKKMRF HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab H<td< td=""><td>Symbol cyclePrevious cycleCurrent cycleACACAUCAUCAUCAUCAUMRWHHHLLLLLLLDP2MRRHHLLLLLLLDP2MRRHHLLLLLLDP2MRRHHLLLLLDP2REFbbHHHLLLLLREFabHHHLLLLHREFabHHHLLLLLSELFHHHHLLLRRMRTHHLLLLRRRSELFHHHRRRRRMRTHHLLLRRRMRTHHLLRRRRMRTHHRRRRRRMRTHHRRRRRRMRTHHRRRRRRRHHRRRRRRRHHRRRRRRRHHRRRR&lt;</td><td><table-container>Symbol cyclePrevious cycleCurrent, cycle/CS cycleCAU</table-container></td><td><table-container>Symbol cycleCurrent cycle/CA cycleCAA cod</table-container></td><td>Symbol eycleCurrent cycle/CS cycleCA0CA1CA2CA3CA4CA5CA6CA7MRW MR H H H H H H H H H H H H H H H H H HLLLLLMA3MA1MA2MA3MRR H H H H H H H H H H H H H H HLLLLLMA1 H MA1MA2MA3MRR H H H H H H H H H H H H HLLLLLMA1 MA1<br <="" td=""/><td><table-container>Symbol eqcicCurrent cycleICS cycleCA0CA1CA2CA3CA4CA5CA6CA7CA8MRW H H H H H H H H H H H H H H H H HLLLLLMA0MA4MA2MA3MA4MRW MRW H H H H H H HLLLLLLMA6MA1MA2MA3MA4MRR REFPA H H H H HHLLLLLLMAMA4MA4MA4REFPA H H H HHLLLLLLLMAMA4MA4REFPA H H H HHLLL&lt;</br></table-container></td><td><table-container>Symbol equicePrevious equiceConceCACACACACACACACACACACACACAMR MR H HHLLLLLLMAMAMAMAMAMAMAMR MR H HHLLLLLLMAMAMAMAMAMAMAMR MR H HHLLLLMAMAMAMAMAMAMAMR R H H HHLLLMAMAMAMAMAMAMAMR MR H HHLLLMAMAMAMAMAMAMAMR R H H HHLLMAMAMAMAMAMAMAMR F H H HHLLHMAMAMAMAMAMAMR H H HHLLHMAMAMAMAMAMAMAMAMR H H HHLLLHMAM</table-container></td></td></td<></td>	SymbolPrevious cycleCurrent cycleMRWHHMRRHHREFpbHHREFabHHACTHHACTHHREADHHREADHHREADHHREADHHREADHHREADHHREADHHREADHHREADHHREADHHDPDENHHNOPHHNOPHHNOPHHNOPHHPDENHHPDENHHPDENHHSELFXHH	SymbolPrevious cycleCurrent cycle/CSMRW	Symbol cyclePrevious cycleCurrent cycleACS cycleMRW        	Symbol cyclePrevious cycleCurrent cycleACAMRW HHIIIMRW HHHIIIIMRR HHHIIIIMRR HHHIIIIREFpb HHHIIIIREFpb HHHIIIIREFpb HHHIIIIREFpbHHIIIIREFpbHHIIIIREFpbHHIIIIREFpbHHIIIIMHHIIIISELFHHIIIIREADHHIIIIPREHHIIIIPREHHIIIIMRRHHIIIIIIPDENHHIIIIIINOPHHIIIIIINOPHHIIIIIINOPHHIIIIIINOPHHIIIIIIIINOPHHIIIIIIIIINOPHHIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	Symbol cyclePrevious cycleAurrent cycleACACA1CA2MRWH $  -$	Symbol cycleCurrent cycleCAS cycleCAS CASCAS CASCAS CASMRW HHHLLLLLMRR HHHKKKKMRR HHHKKKKMRR HHHKKKKMRF HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab HHHKKKKREFab H <td< td=""><td>Symbol cyclePrevious cycleCurrent cycleACACAUCAUCAUCAUCAUMRWHHHLLLLLLLDP2MRRHHLLLLLLLDP2MRRHHLLLLLLDP2MRRHHLLLLLDP2REFbbHHHLLLLLREFabHHHLLLLHREFabHHHLLLLLSELFHHHHLLLRRMRTHHLLLLRRRSELFHHHRRRRRMRTHHLLLRRRMRTHHLLRRRRMRTHHRRRRRRMRTHHRRRRRRMRTHHRRRRRRRHHRRRRRRRHHRRRRRRRHHRRRR&lt;</td><td><table-container>Symbol cyclePrevious cycleCurrent, cycle/CS cycleCAU</table-container></td><td><table-container>Symbol cycleCurrent cycle/CA cycleCAA cod</table-container></td><td>Symbol eycleCurrent cycle/CS cycleCA0CA1CA2CA3CA4CA5CA6CA7MRW MR H H H H H H H H H H H H H H H H H HLLLLLMA3MA1MA2MA3MRR H H H H H H H H H H H H H H HLLLLLMA1 H MA1MA2MA3MRR H H H H H H H H H H H H HLLLLLMA1 MA1<br <="" td=""/><td><table-container>Symbol eqcicCurrent cycleICS cycleCA0CA1CA2CA3CA4CA5CA6CA7CA8MRW H H H H H H H H H H H H H H H H HLLLLLMA0MA4MA2MA3MA4MRW MRW H H H H H H HLLLLLLMA6MA1MA2MA3MA4MRR REFPA H H H H HHLLLLLLMAMA4MA4MA4REFPA H H H HHLLLLLLLMAMA4MA4REFPA H H H HHLLL&lt;</br></table-container></td><td><table-container>Symbol equicePrevious equiceConceCACACACACACACACACACACACACAMR MR H HHLLLLLLMAMAMAMAMAMAMAMR MR H HHLLLLLLMAMAMAMAMAMAMAMR MR H HHLLLLMAMAMAMAMAMAMAMR R H H HHLLLMAMAMAMAMAMAMAMR MR H HHLLLMAMAMAMAMAMAMAMR R H H HHLLMAMAMAMAMAMAMAMR F H H HHLLHMAMAMAMAMAMAMR H H HHLLHMAMAMAMAMAMAMAMAMR H H HHLLLHMAM</table-container></td></td></td<>	Symbol cyclePrevious cycleCurrent cycleACACAUCAUCAUCAUCAUMRWHHHLLLLLLLDP2MRRHHLLLLLLLDP2MRRHHLLLLLLDP2MRRHHLLLLLDP2REFbbHHHLLLLLREFabHHHLLLLHREFabHHHLLLLLSELFHHHHLLLRRMRTHHLLLLRRRSELFHHHRRRRRMRTHHLLLRRRMRTHHLLRRRRMRTHHRRRRRRMRTHHRRRRRRMRTHHRRRRRRRHHRRRRRRRHHRRRRRRRHHRRRR<	<table-container>Symbol cyclePrevious cycleCurrent, cycle/CS cycleCAU</table-container>	<table-container>Symbol cycleCurrent cycle/CA cycleCAA cod</table-container>	Symbol eycleCurrent cycle/CS cycleCA0CA1CA2CA3CA4CA5CA6CA7MRW MR H H H H H H H H H H H H H H H H H HLLLLLMA3MA1MA2MA3MRR H H H H H H H H H H H H H H HLLLLLMA1 H MA1MA2MA3MRR H H H H H H H H H H H H HLLLLLMA1 <td><table-container>Symbol eqcicCurrent cycleICS cycleCA0CA1CA2CA3CA4CA5CA6CA7CA8MRW H H H H H H H H H H H H H H H H HLLLLLMA0MA4MA2MA3MA4MRW MRW H H H H H H HLLLLLLMA6MA1MA2MA3MA4MRR REFPA H H H H HHLLLLLLMAMA4MA4MA4REFPA H H H HHLLLLLLLMAMA4MA4REFPA H H H HHLLL&lt;</br></table-container></td> <td><table-container>Symbol equicePrevious equiceConceCACACACACACACACACACACACACAMR MR H HHLLLLLLMAMAMAMAMAMAMAMR MR H HHLLLLLLMAMAMAMAMAMAMAMR MR H HHLLLLMAMAMAMAMAMAMAMR R H H HHLLLMAMAMAMAMAMAMAMR MR H HHLLLMAMAMAMAMAMAMAMR R H H HHLLMAMAMAMAMAMAMAMR F H H HHLLHMAMAMAMAMAMAMR H H HHLLHMAMAMAMAMAMAMAMAMR H H HHLLLHMAM</table-container></td>	<table-container>Symbol eqcicCurrent cycleICS cycleCA0CA1CA2CA3CA4CA5CA6CA7CA8MRW H H H H H H H H H H H H H H H H HLLLLLMA0MA4MA2MA3MA4MRW MRW H H H H H H HLLLLLLMA6MA1MA2MA3MA4MRR REFPA H H H H HHLLLLLLMAMA4MA4MA4REFPA H H H HHLLLLLLLMAMA4MA4REFPA H H H HHLLL&lt;</br></table-container>	<table-container>Symbol equicePrevious equiceConceCACACACACACACACACACACACACAMR MR H HHLLLLLLMAMAMAMAMAMAMAMR MR H HHLLLLLLMAMAMAMAMAMAMAMR MR H HHLLLLMAMAMAMAMAMAMAMR R H H HHLLLMAMAMAMAMAMAMAMR MR H HHLLLMAMAMAMAMAMAMAMR R H H HHLLMAMAMAMAMAMAMAMR F H H HHLLHMAMAMAMAMAMAMR H H HHLLHMAMAMAMAMAMAMAMAMR H H HHLLLHMAM</table-container>		



Remarks: H = VIH, L = VIL, × = VIH or VIL, Rx = row address, Cx = column address,

AB = all banks or selected bank precharge.

Notes:

- 1) AP high during a read or write command indicates that an auto precharge will occur to the bank associated with the read or write command.
- 2) Bank selects (BA0, 1 & 2) determine which bank is to be operated upon.
- 3) Self-refresh exit and deep power-down exit are asynchronous.
- 4) /CS and CKE are sampled at the rising edge of clock.
- 5) VREF must be maintained during self-refresh and deep power-down operation.

#### 7.2 Register Commands [MRR/MRW]

The register commands include both a mode register read (MRR) and a mode register write (MRW) command. The protocol provides support for a total of up to 256 8-bit registers, which will be either read-only, write-only, or both readable and writeable by the memory controller.

#### 7.3 Refresh Commands [REF]

The refresh commands include an All Banks refresh command, and a self-refresh command. Entry into self-refresh mode will occur upon the transition of CKE from high to low.

#### 7.4 Active Command [ACT]

Only CAOr and CA1r are needed to encode this command. The remaining bits in the CA map specify the row and bank address.

#### 7.5 Read/Write Commands [READ/WRIT]

The read and write commands indicate whether a read or write is desired. CAOr, CA1r, and CA2r are needed to encode either command. The remaining bits in the CA map are used to indicate the column address. A bit to indicate whether an auto precharge is desired is provided and is registered on CAOf of both read and write commands. Two bits in the read and write command encoding have been specified as Reserved for Future Use (RFU).

#### 7.6 Precharge Commands [PRE]

The Precharge command requires that the bank be specified at command time only when the auto precharge bit indicates that an All Bank pre-charge is not desired (I.E. AB (CA4r) = 0). If the All Bank precharge bit is set (I.E. AB (CA4r) = 1), bank information is not required.

#### 7.7 Burst Terminate Command [BST]

The BST command will allow for both read and write commands (without auto precharge) to be interrupted on prefetch boundaries prior to the end of a burst. The desired burst length will be set in one of the mode registers.

#### 7.8 Power-down and Deep Power Down [PDEN/DPDEN]

Both power-down and deep power-down modes are supported by the protocol. In normal power-down mode all input and output buffers as well as CK and /CK will be disabled. If all banks are precharged prior to entering power-down mode, the device will be said to be in Precharge power-down mode. If at least one bank is open while entering power-down mode, the SDRAM device will be said to be in Active power-down mode.

In Deep power-down mode all input/output buffers, CK, /CK, and power to the array will be disabled. The contents of the SDRAM will be lost upon entry into deep power-down mode.

The command for entry into normal power-down mode requires that /CS is high, while the command for entry into Deep power-down mode requires that /CS be low. In both cases CKE will remain active and will be the mechanism by which the SDRAM is able to exit either power-down modes.



#### 7.9 Exit Command [PDEX, DPDX, SELFX]

Exit from self-refresh, power down, or deep power-down modes requires a low to high transition of CKE.

#### 7.10 No Operation Command [NOP]

NOP can either be issued using a command when /CS is low or by simply deselecting /CS.

#### 7.11 CKE Truth Table

	СК	E	Command (n) <sup>*3</sup>		
Current state <sup>*2</sup>	Previous cycle (n-1) <sup>*1</sup>	Current cycle (n) <sup>*1</sup>	/CS, CA0r to CA3r	Operation (n) <sup>*3</sup>	Notes
Active /Idle newer down	L	L	×	Maintain power-down	8
Active/Idle power-down	L	Н	DESL or NOP	Power-down exit	4
Deen newer dewn entry	L	L	×	Maintain power-down	8
Deep power-down entry	L	Н	DESL or NOP	Deep power-down exit	
Self-refresh	L	L	×	Maintain self-refresh	8
Self-refresh	L	Н	DESL or NOP	Self-refresh exit	4, 7
Bank Active	Н	L	DESL or NOP	Active power down entry	4
	Н	L	DESL or NOP	Precharge power down entry	4
All banks idle	Н	L	SELF	Self-refresh entry	5
Other	Н	Н	Refer to	the Command Truth Table	6

Remark: H = VIH, L = VIL, × = Don't care

Notes:

1) CKE (n) is the logic state of CKE at clock edge n; CKE (n-1) was the state of CKE at the previous clock edge.

2) Current state is the state of the LPDDR2 RAM immediately prior to clock edge n.

3) Command (n) is the command registered at clock edge n, and operation (n) is a result of Command (n).

- 4) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 5) Self-refresh mode can only be entered from the all banks idle state.

6) Must be a legal command as defined in the command truth table.

7) Valid commands for deep power-down exit and power-down exit and self-refresh exit are NOP and DESL only.


8) Deep power-down, power-down and self-refresh cannot be entered while read/write operations, mode register read/write or precharge operations are in progress.

9) VREF must be maintained during self-refresh operation.

10) Clock frequency may be changed or stopped during the active power-down or idle power-down state.



## 8 Simplified State Diagram



apmemory

### 9 Operation of the LPDDR2 RAM

Read and write accesses to the LPDDR2 RAM are burst oriented; accesses start at a selected location and continue for the fixed burst length of four, eight, and sixteen in a programmed sequence. Accesses begin with the registration of an active command, which is then followed by a read or write command. The address bits registered coincident with the active command is used to select the bank and row to be accessed (BA0,1 & 2 selects the bank; R0 to R13 selects the row). The address bits registered coincident with the read or write command are used to select the starting column location for the burst access and to determine if the auto precharge command is to be issued.

Prior to normal operations, the LPDDR2 RAM must be initialized. The following sections provide detailed information covering device initialization; register definition, command descriptions and device operation.

#### 9.1 LPDDR2 RAM Power-On and Initialization Sequence

#### 9.1.1 <u>Power Ramp and Device Initialization</u>

#### **Power Ramp**

While applying power (after Ta), CKE shall be held at a logic low level ( $\leq 0.2 \times VDDCA$ ), all other inputs shall be between VIL (min.) and VIH (max.). The LPDDR2 RAM device will only guarantee that outputs are in a high impedance state while CKE is held low. On or before the completion of the power ramp (Tb) CKE must be held low. Voltage levels at I/Os and outputs must be between VSSQ and VDDQ during voltage ramp time to avoid latch-up.

The following conditions apply:

- Ta is the point where any power supply first reaches 300mV.
- After Ta is reached, VDD1 must be greater than VDD2 200mV.
- After Ta is reached, VDD1 and VDD2 must be greater than VDDCA 200mV.
- After Ta is reached, VDD1 and VDD2 must be greater than VDDQ 200mV.
- After Ta is reached, VREF must always be less than all other supply voltages.
- The voltage difference between any of VSS, VSSQ, and VSSCA pins may not exceed 100mV.
- Tb is the point when all supply and reference voltages are within their respective min/max operating conditions.
- Power ramp duration tINITO (Tb Ta) must be no greater than 20ms.

Note: VDD2 is not present in some systems. Rules related to VDD2 in those cases do not apply.

#### **CKE and Clock**

Beginning at Tb, CKE must remain low for at least tINIT1 = 100ns, after which it may be asserted high. Clock must be stable at least tINIT2 = 5tCK prior to the first low to high transition of CKE (Tc). CKE, /CS and CA inputs must observe setup and hold time (tIS, tIH) requirements with respect to the first rising clock edge (as well as to the subsequent falling and rising edges).

#### **Reset Command**

After tINIT3 is satisfied, a MRW (Reset) command shall be issued (Td). Wait for at least tINIT4 = 1µs while keeping CKE asserted and issuing NOP or DESL commands.

#### Mode Register Reads and Device Auto-Initialization (DAI) polling

After tINIT4 is satisfied (Te), only MRR commands (including power-down entry/exit) are allowed. It is recommended to determine the device type and other device characteristics by issuing MRR commands (MR0, Device ID, etc.). The MRR command may be used to poll the DAI-bit to acknowledge when Device Auto-Initialization is complete. As the memory output buffers are not properly configured yet, some AC parameters may have relaxed timings before the system is appropriately configured. After the DAI-bit (MR0.DAI) is set to "ready" by the memory device, the device is in idle state (Tf). The state of the DAI status bit can be determined by an MRR command to MR0 DAI. The LPDDR2 RAM will set the DAI-bit no later than tINIT5 (10µs) after the Reset command.

#### Normal Operation

After tINIT5 (Tf), MRW commands may be used to properly configure the memory, for example the output buffer driver strength, latencies etc. The LPDDR2 RAM device will now be in IDLE state and ready for any valid command. After Tf, the clock frequency may be changed according to the clock frequency change procedure described in section Input Clock Stop and Frequency Change during Power-Down of this specification.



#### 9.1.2 <u>Timing Parameters for Initialization</u>

	Va	lue		
Symbol	min.	max.	Unit	Test Condition
tINIT0		20	ms	Maximum Power Ramp Time
tINIT1	100	-	ns	Minimum CKE low time after completion of power ramp
tINIT2	5		tCK	Minimum stable clock before first CKE high
tINIT3	200		μs	Minimum Idle time after first CKE assertion
tINIT4	1		μs	Minimum Idle time after Reset command, this time will be about 2 $\times$ tRFCab (max density) + tRP
tINIT5		10	μs	Maximum duration of Device Auto-Initialization
tCKBOOT 18		100	ns	Clock cycle time during boot
tckboot	18	100	ns	Clock cycle time during boot

[See Figure 134 in JEDEC Standard No. 209-2E]

#### Initialization After RESET (without power ramp)

If the RESET command is issued before or after the power-up initialization sequence, the re-initialization procedure must begin at Td.

#### **Power-off Sequence**

The following procedure is required to power off the device.

While powering off, CKE must be held LOW (≤0.2 × VDD2);.all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW.

DQ, DM, DQS\_t, and DQS\_c voltage levels must be between VSSQ and VDDQ during the power-off sequence to avoid latch-up. CK\_t, CK\_c, CS\_n, and CA input levels must be between VSS and VDD2 during the power-off sequence to avoid latch-up. Tx is the point where any power supply drops below the minimum value specified.

Tz is the point where all power supplies are below 300mV. After Tz, the device is powered off (see the following Table).

Between	Applicable Conditions
Tx and Tz	V <sub>DD1</sub> must be greater than V <sub>DD2</sub> 200mV
Tx and Tz	$V_{DD1}$ must be greater than $V_{DDCA}$ 200mV
Tx and Tz	$V_{DD1}$ must be greater than $V_{DDQ}$ 200mV
Tx and Tz	V <sub>REF</sub> must always be less than all other supply voltages
<b>T</b> I I. I	

The voltage difference between any of VSS and VSSQ pins must not exceed 100mV.

#### Uncontrolled Power-Off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all powersupply current capacity must be at zero, except for any static charge remaining in the system.

#### Power-up, Initialization, and Power-off (cont'd)

After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period, the relative voltage between power supplies is uncontrolled. VDD1 and VDD2 must decrease with a slope lower than 0.5 V/ $\mu$ s between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

		Va	lue		
	Symbol	min.	max.	Unit	Comment
ľ	t <sub>POFF</sub>		2	S	Maximum Power-Off ramp time



#### 9.2 Programming the Mode Register

#### 9.2.1 <u>Mode Register Assignment</u>

MR No.	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	Remark
0	00h	Device Info.	R			(RI	FU)			DI	DAI	See MR0
1	01h	Device Feature 1	W	nW	nWR (for AP) WC BT BL						See MR1	
2	02h	Device Feature 2	W		(RI	FU)			RL &	k WL		See MR2
3	03h	I/O Config-1	W		(RI	FU)			D	S		See MR3
4	04h	SDRAM Refresh Rate	R	TUF	TUF (RFU) Refresh Rate						See MR4	
5	05h	Basic Config-1	R				Comp	any ID				See MR5
6	06h	Basic Config-2	R		Revision ID1							
7	07h	Basic Config-3	R				Revisi	on ID2				See MR7
8	08h	Basic Config -4	R	I/O V	Vidth		Der	nsity		Ty	/pe	See MR8
9	09h	Test Mode	$W^{*1}$			Vende	or-Speci	fic Test	Mode			See MR9
10	0Ah	IO Calibration	W			(	Calibrat	ion Cod	e			See MR10
11:15	0Bh TO 0Fh	Reserved					(RI	FU)				
16	10h	PASR_Bank	W				Bank	Mask				See MR16
17	11h	PASR_Seg	W				Segmen	nt Mask				See MR17
18:23	12h TO 17h	Reserved					(RI	FU)				
MR No.24	to 31 are Non-Vo	olatile Memory (NVM) sp	pecific mo	ode regis	sters, wl	hich LPI	DDR2 d	loes not	have.			

32	20h	Calibration Pattern A	R	Calibration Pattern A	See MR32
40	28h	Calibration Pattern B	R	Calibration Pattern B	See MR40
63	3FH	Reset	W	X	See MR63

MR No. 33 to 39, 41 to 62 and MR 64 to 255 are reserved.

Note: MR9[5] is Fail Bit, and Read-Only.

Remarks: R = read-only , W = write-only DAI = Device Auto-Initialization DI = Device Information nWR = Write Recovery for auto precharge WC = Wrap Control BT = Burst Type BL = Burst Length RL & WL = Read latency & Write latency DS = Drive Strength TUF = Temperature Update Flag



nWR=7

nWR=8

Other Reserved

101

110

OP7         OP6         OP5         OP4         OP3         OP2         OP1         OP0           MR0         (RFU)         (RFU)         DI         DAI				
	Device Auto-Initialization	Read-only	0	DAI complete
	Device Auto-Initialization	Reau-only	1	DAI still in progress
	Device Information	Read-only	0	SDRAM
	Device mormation	Reau-only	1	Reserved
OP7         OP6         OP5         OP4         OP3         OP2         OP1         OP0           MR1         nWR (for AP)         WC         BT         BT <th></th> <th></th> <th></th> <th></th>				
	∋Burst Length	Write-only	010	BL4 (default)
			011	BL8
	buist tength		100	BL16
			Other	Reserved
	Burst Type	Write-only	0	Sequential (default)
	buist type	white only	1	Interleaved
	Wrap Control	Write-only	0	Wrap (default)
	whap control	white only	1	No Wrap
			001	nWR=3 (default)
			010	nWR=4
			011	nWR=5
	Write Recovery for Autoprecharge*	Write-only	100	nWR=6

Note: Programmed value in nWR register is the number of clock cycles which determined when to start internal precharge operation for a write burst with AP enabled. It is determined by RU (tWR/tCK).

Autoprecharge\*

OP7 OP6 OP5 OP4					
MR2 (RFU)	RL & WL		1		
					RL3/WL1 (default)
					RL4/WL2
			Write-only	0011	RL5/WL2
		Read latency and Write latency		0100	RL6/WL3
				0101	RL7/WL4
				0110	RL8/WL4
				Other	Reserved
OP7 OP6 OP5 OP4	OP3 OP2 OP1 OP0				
MR3 (RFU)	DS				
				0000	Reserved
				0000 0001	Reserved 34.3Ω typical
				-	
				0001	34.3Ω typical
		→ Drive Strength	Write-only	0001 0010	34.3Ω typical 40Ω typical (default)
		→ Drive Strength	Write-only	0001 0010 0011	34.3Ω typical 40Ω typical (default) 48Ω typical
		→ Drive Strength	Write-only	0001 0010 0011 0100	34.3Ω typical 40Ω typical (default) 48Ω typical 60Ω typical
		→ Drive Strength	Write-only	0001 0010 0011 0100 0101	34.3Ω typical 40Ω typical (default) 48Ω typical 60Ω typical reserved for 68.6Ω typical



	OP7 C	OP6 OP5 OP4 OP3	OP2 OP	1 OP0				
MR4	TUF	(RFU)	Refresh	n Rate				
							00	00 Reserved
							00	1 Reserved
							01	.0 2 × tREFI
							01	.1 1 × tREFI
			l		Refresh Rate	Read-or	ily 10	00 Reserved
							10	0.25 × tREFI, set to 85C, do not derate
							11	.0 0.25 × tREFI, set to 95C, de-rate
							11	.1 temp>105C, set to 105C, stall
					Temperature Update Flag	Read-or	0	OP<2:0> value has not changed since last read of MR4.
						iteau-oi	1	OP<2:0> value has changed since
			000					last read of MR4.
	OP7 O	P6 OP5 OP4 OP3		1 OP0				
MR5		Company ID	)	、	Common ID	Deed enks	4444	
				-	➤Company ID	Read-only	1111	1101 AP Memory
MR6	OP7 O	P6 OP5 OP4 OP3 Revision ID1		1 OP0				
i i i i i i i i i i i i i i i i i i i			- 		Revision ID1	Read-only	0000	0000 Version A
				-		neud only	0000	
	OP7 O	P6 OP5 OP4 OP3	OP2 OP	1 OP0				
MR7		Revision ID2						
					Revision ID2	Read-only	0000	0000 Version A
						,		
	OP7 O	P6 OP5 OP4 OP3	OP2 OP	1 OP0				
MR8	I/O Wic	th Density		Гуре				
							0	0 S4 SDRAM
					Turne	Deed ank	0	1 Reserved
					≫Туре	Read-only	1	0 Reserved
							1	1 Reserved
							00	10 256Mb
							00	11 512Mb
							01	00 1Gb
							01	01 2Gb
					>Density	Read-only	01	10 4Gb
							01	11 8Gb
							10	00 16Gb
							10	01 32Gb
							Oth	ner Reserved
							0	
					> I/O Width	Read-only	0	
					,	inclu only	1	
							1	1 Not used



## AD220032D / AD220016D 2Gb LPDDR2

	OP7 OP6 OP5 OP4 OP3 OP2 OP1 OP0										
MR9	Vendor-Specific Test Mode										
			E 1 1 D' D'			D	1 1	0	Pass (default)		
			Failed Die Bit	[[5]		ке	ad-only	1	Fail		
				. 5.43		D	1 1	0	Reserved		
			Tested Die Bi	t [4]		Re	ad-only	1	Reserved		
MR10	OP7         OP6         OP5         OP4         OP3         OP2         OP1         OP0           Calibration Code										
							hFF	Calibration command after initialization			
			Calibratian				hAB	Long calibration			
		$\rightarrow$	Calibration Code	Write-on	y		h56	Short calibration	on		
							hC3	ZQ Reset			
						0	thers	Reserved			
MR16	OP7         OP6         OP5         OP4         OP3         OP2         OP1         OP0           Bank         Mask         Mask		→ Write-only				0     Refresh enable to the bank (=unmasked, default)       1     Refresh blocked (=masked)				
MR17	Segment Mask										
			Seg [7:0]	Write-onl	,	0	Refresh	enable to the se	egment (=unmask	ed, default)	
	L	$\rightarrow$	Mask	write-oni	Ý	1	Refresh	blocked (=mask	ed)		
	OP7 OP6 OP5 OP4 OP3 OP2 OP1 OP0										
MR32	Calibration Pattern "A"										
		$\rightarrow$			E	Bit Tir	me 0	Bit Time 1	Bit Time 2	Bit Time 3	
		-	DQ outputs pa	ttern A		1		0	1	0	
	OP7 OP6 OP5 OP4 OP3 OP2 OP1 OP0										
MR40	Calibration Pattern "B"	ļ			-	)i+ T:.	me 0	Bit Time 1	Bit Time 2	Bit Time 3	
		$\rightarrow$		ttern B				0	Bit Time 2	Bit Time 3	
			DQ outputs pattern B			U		U	1 <sup>1</sup>	-	

#### 9.3 Bank Activate Command [ACT]

The bank activate command is issued by holding /CS low, CA0 low, and CA1 high at the rising edge of the clock. The bank addresses BA0, 1 & 2 are used to select the desired bank. The row address R0 through R13 is used to determine which row to activate in the selected bank. The Bank Activate command must be applied before any read or write operation can be executed. Immediately after the Bank Active command, the LPDDR2 RAM can accept a read or write command on the following clock cycle at time tRCD after the activate command is sent. Once a bank has been activated it must be precharged before another bank activate command can be applied to the same bank. The bank active and precharge times are defined as tRAS and tRP, respectively. The minimum time interval between successive bank activate commands to the same bank is determined by the /RAS cycle time of the device (tRC). The minimum time interval between successive bank activate commands to the different bank is determined by (tRRD).

[See Figure 19 in JEDEC Standard No. 209-2E]

#### 9.4 Read and Write Access Modes

After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting /CS low, CA0 high, and CA1 low at the rising edge of the clock. CA2r must also be defined at this time to determine whether the access cycle is a read operation (CA2r high) or a write operation (CA2r low).

The LPDDR2 RAM provides a fast column access operation. A single read or write command will initiate a serial read or write operation on successive clock cycles. The boundary of the burst cycle is strictly restricted to specific segments of the page length. For example, the 8M bits x 16 I/O x 8 banks chip has a page length of 16384 bits (defined by C1 to C11). The page length of 16384 is divided into 4096, 2048, or 1024 for 16 bits burst respectively. A 4 bits or 8 bits or 16 bits burst operation will occur entirely within one of the 4096, 2048, or 1024 groups beginning with the column address supplied to the device during the read or write command (C1 to C11). The second, third and fourth access will also occur within this group segment. However, the burst order is a function of the starting address, and the burst sequence.

A new burst access must not interrupt the previous 4 bits burst operation in case of BL = 4 setting. In case of BL = 8 and BL = 16 settings, reads may be interrupted by reads and writes may be interrupted by writes provided that this occurs on a 4 bits boundary. The minimum CAS to CAS delay is defined by tCCD.

							Burst cycle number and burst address sequence															
C3 (CA1f)	C2 (CA6r)	C1 (CA5r)	C0 (0)	BL	BT	WC	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
×	×	0	0	4	any any	Wrap	0	1	2	3												
×	×	1	0				2	3	0	1												
×	×	×	0			NW <sup>*5</sup>	у	y+1	y+2	y+3												
×	0	0	0	8 Int		• Wrap	0	1	2	3	4	5	6	7								
×	0	1	0				2	3	4	5	6	7	0	1								
×	1	0	0				4	5	6	7	0	1	2	3								
×	1	1	0				6	7	0	1	2	3	4	5								
×	0	0	0				0	1	2	3	4	5	6	7								
×	0	1	0				2	3	0	1	6	7	4	5								
×	1	0	0				4	5	6	7	0	1	2	3								
×	1	1	0			6	7	4	5	2	3	0	1		-							
0	0	0	0		Seq	Wrap	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0	0	1	0				2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1
0	1	0	0	16 Seq			4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3
0	1	1	0				6	7	8	9	А	В	С	D	Е	F	0	1	2	3	4	5
1	0	0	0				8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7
1	0	1	0				А	В	С	D	Е	F	0	1	2	3	4	5	6	7	8	9
1	1	0	0				С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В
1	1	1	0			Е	F	0	1	2	3	4	5	6	7	8	9	А	В	С	D	

#### 9.5 Burst Mode Operation

apmemory

Remarks: NW: no wrap. Int: interleaved. Seq: sequential. Any: sequential or interleaved.

C3 = CA1f. C2 = CA6r. C1 = Ca5r. C0=0.

Notes:

C0 input is not present on CA bus. It is implied zero.

For BL = 4, the burst address represents C1 to C0.

For BL = 8, the burst address represents C2 to C0.

For BL = 16, the burst address represents C3 to C0.

Non-wrap, BL4, data-orders shown below are prohibited:

Not across full page boundary. (x16: 3FE, 3FF, 000, 001)

(x32: 1FE, 1FF, 000, 001)

Not across sub page boundary. (x16: 1FE, 1FF, 200, 201)

#### 9.6 Burst Read Command [READ]

The Burst Read command is initiated by having /CS low, CA0 high, CA1 high and CA2 low at the rising edge of the clock. The address inputs, CA5r to CA4r and CA1f to CA9f, determine the starting column address for the burst. The Read Latency (RL) is defined from the rising edge of the clock on which the read command is issued to the rising edge of the clock from which the

apmemory

tDQSCK delay is measured. The first valid datum is available RL + tDQSCK + tDQSQ after the rising edge of the clock where the read command is issued. The data strobe output (DQS) is driven low tRPRE before valid data (DQ) is driven onto the data bus.

The first bit of the burst is synchronized with the first rising edge of the data strobe (DQS). Each subsequent dataout appears on the DQ pin in phase with the DQS signal in a source synchronous manner. The RL is defined by mode register.

Pin timings are measured relative to the cross point of DQS and its complement, /DQS.

#### [See Figures 24, 25 in JEDEC Standard No. 209-2E]

#### [See Figure 33 in JEDEC Standard No. 209-2E]

The minimum time from the burst read command to the burst write command is defined by the Read Latency (RL) and the Burst Length (BL). Minimum read to write latency is RL + RU (tDQSCKmax/tCK) + BL/2 + 1 - WL. Note that if a read burst is interrupted with a Burst Terminate (BST) command, the effective BL of the interrupted read burst should be used to calculate the minimum read to write latency.

#### [See Figure 35 in JEDEC Standard No. 209-2E]

The seamless burst read operation is supported by enabling a read command at every other clock for BL = 4 operation, every 4 clocks for BL = 8 operation, and every 16 clocks for BL = 16 operation. This operation is allowed regardless of whether the same or different banks as long as the banks are activated.

Burst read can only be interrupted by another read with 4 bits burst boundary.

#### [See Figure 37 in JEDEC Standard No. 209-2E]

Notes:

Read burst interrupt function is only allowed on burst of 8 and 16.

Read burst interrupt may only occur on even clocks after the previous read commands provided that tCCD is met.

Reads can only be interrupted by other reads or the BST command.

Read burst interruption is allowed to any bank inside SDRAM.

Read burst with auto precharge is not allowed to be interrupted.

The effective burst length of the first read equals two times the number of clock cycles between the first read and the interrupting read.

#### 9.7 Burst Write Command [WRIT]

The Burst Write command is initiated by having /CS low, CA0 high, CA1 high and CA2 high at the rising edge of the clock. The address inputs determine the starting column address. The first valid datum is available Write Latency (WL) cycles + tDQSS from the rising edge of the clock from which the Write command is driven. A data strobe signal (DQS) should be driven low (preamble) nominally half clock prior to the data input. The first data bit of the burst cycle must be applied to the DQ pins tDS prior to the first rising edge of the DQS following the preamble. The subsequent burst bit data are sampled on successive edges of the DQS until the burst length is completed, which is 4, 8 or 16 bit burst.

tWR must be satisfied before a precharge command to the same bank may be issued after a burst write operation. Pin timings are measured relative to the crossing point of DQS and its complement, /DQS.

[See Figure 42 in JEDEC Standard No. 209-2E]

[See Figure 45 in JEDEC Standard No. 209-2E]

The minimum number of clocks from the burst write command to the burst read command for any bank is [WL + 1 + BL/2 + RU (tWTR/tCK)]. If a write burst is interrupted with a Burst Terminate (BST) command, the effective BL of the interrupted write burst should be used to calculate the minimum write to read latency.

[See Figure 47 in JEDEC Standard No. 209-2E]

apmemory

The seamless burst write operation is supported by enabling a write command every other clock for BL = 4 operation, every four clocks for BL = 8 operation, or every eight clocks for BL = 16 operation. This operation is allowed regardless of same or different banks as long as the banks are activated.

Burst write can only be interrupted by another write with 4 bits burst boundary, provided that tCCD is met.

#### [See Figure 49 in JEDEC Standard No. 209-2E]

Notes:

Write burst interrupt function is only allowed on burst of 8 and 16. Write burst interrupt may only occur on even clocks after the previous write commands, provided that tCCD is met. Writes can only be interrupted by other writes or the BST command. Write burst interruption is allowed to any bank inside SDRAM. Write burst with auto precharge is not allowed to be interrupted.

#### 9.8 Write Data Mask

One write data mask (DM) pin for each 8 data bits (DQ) will be supported on LPDDR2 RAM. DM can mask input data. By setting DM to low, data can be written. When DM is set to high, the corresponding data is not written, and the previous data is held.

The latency between DM input and enabling/disabling mask function is 0.

[See Figure 57 in JEDEC Standard No. 209-2E]

#### 9.9 Precharge Command [PRE]

The precharge command is used to precharge or close a bank that has been activated. The precharge command is initiated by having /CS low, CA0 high, CA1 high, CA2 low, and CA3 high at the rising edge of the clock. The precharge command can be used to precharge each bank independently or all banks simultaneously. Three address bits CA4r, CA7r and CA8r are used to define which bank to precharge when the command is issued.

CA4r	CA7r	CA8r	CA9r	Precharged bank(s)
L	L	L	L	Bank 0 only
L	Н	L	L	Bank 1 only
L	L	Н	L	Bank 2 only
L	Н	Н	L	Bank 3 only
L	L	L	Н	Bank 4 only
L	Н	L	Н	Bank 5 only
L	L	Н	Н	Bank 6 only
L	Н	Н	Н	Bank 7 only
Н	×	×	×	All banks

Remark: H = VIH, L = VIL, × = VIH or VIL

#### 9.10 Burst Read Operation Followed by Precharge

For the earliest possible precharge, the precharge command may be issued on the rising edge of clock BL/2 clocks after a read command. A new bank active (command) may be issued to the same bank after the RAS precharge time (tRP). A precharge command cannot be issued until tRAS is satisfied.

The minimum read to precharge spacing has also to satisfy a minimum analog time from the rising clock edge that initiates the last 4-bit prefretch of a read to precharge command. This time is called tRTP (Read to Precharge).

[See Figure 64 in JEDEC Standard No. 209-2E]

#### 9.11 Burst Write Operation Followed by Precharge

For write cycles, a delay must be satisfied from the completion of the last burst write cycle until the precharge command can be issued. This delay is known as a write recovery time (tWR) referenced from the completion of the burst write to the precharge command. No precharge command should be issued prior to the tWR delay. Minimum Write to Precharge command spacing to the same bank is WL + BL/2 + RU (tWR/tCK) clock cycles. If the data burst is interrupted with a BST command, the effective BL shall be used to calculate the minimum Write to Precharge spacing.

[See Figure 67 in JEDEC Standard No. 209-2E]

#### 9.12 Auto Precharge Operation

Before a new row in an active bank can be opened, the active bank must be precharged using either the precharge command or the auto precharge function. When a read or a write command is given to the LPDDR2 RAM, the AP bit (CAOf) may be set to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If AP is low when the read or write command is issued, then normal read or write burst operation is executed and the bank remains active at the completion of the burst sequence. If AP is high when the read or write command is issued, then the read or write burst operation is engaged. During auto precharge on the rising edge which is Read Latency (RL) clock cycles before the end of the read burst.

Auto precharge can also be implemented during Write commands. The precharge operation engaged by the Auto precharge command will not begin until the last data of the burst write sequence is properly stored in the memory array.

This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon Read latency) thus improving system performance for random data access.

#### 9.13 Burst Read with Auto Precharge

If AP (CA0f) is high when a read command is issued, the read with auto precharge function is engaged. The LPDDR2 RAM starts an auto precharge operation on the rising edge of the clock BL/2 or RU (tRTP/tCK) cycles later than the read with AP command.

A new bank active (command) may be issued to the same bank if the following two conditions are satisfied simultaneously.

The /RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins. The /RAS cycle time (tRC) from the previous bank activation has been satisfied.

[See Figure 68 in JEDEC Standard No. 209-2E]

#### 9.14 Burst Write with Auto Precharge

If AP (CAOf) is high when a write command is issued, the write with auto precharge function is engaged. The LPDDR2 RAM starts with an auto precharge operation on the rising edge of which is tWR cycles after the completion of the burst write.

A new bank activate (command) may be issued to the same bank if the following two conditions are satisfied simultaneously.

The data-in to bank activate delay time (tWR + tRP) has been satisfied. The /RAS cycle time (tRC) from the previous bank activation has been satisfied.

[See Figure 70 in JEDEC Standard No. 209-2E]

The LPDDR2 RAM supports the concurrent auto precharge feature, a read with auto precharge enabled, or a write with auto precharge enabled, may be followed by any column command to the other banks, as long as that command does not interrupt the read or write data transfer, and all other related limitations apply. (E.G. Conflict between READ data and WRITE data must be avoided.)

The minimum delay from a read or write command with auto precharge enabled, to a command to a different bank, is summarized below.

From command	To command (different bank, non- interrupting command)	Minimum delay (concurrent AP supported)	Units		
	Read or Read w/ AP	BL/2	tCK		
Read w/ AP	Write or Write w/ AP	(BL/2) + 2	tCK		
	Precharge or Activate	1	tCK		
	Read or Read w/ AP	WL + (BL/2) + tWTR	tCK		
Write w/ AP	Write or Write w/ AP	BL/2	tCK		
	Precharge or Activate	1	tCK		

The minimum delay from the read, write and precharge command to the precharge command to the same bank is summarized below.

From Command	To Command	Minimum delay between "From Command" to "To Command"	Units	Notes
Read	Precharge (to same bank as Read)	(BL/2) + Max (2, RU (tRTP/tCK)) -2	tCK	1
Redu	Precharge all	(BL/2) + Max (2, RU (tRTP/tCK)) -2	tCK	1
Dead w/ AD	Precharge (to same bank as Read w/ AP)	(BL/2) + Max (2, RU (tRTP/tCK)) -2	tCK	1
Read w/ AP	Precharge all	(BL/2) + Max (2, RU (tRTP/tCK)) -2	tCK	1
Write	Precharge (to same bank as Write)	WL + (BL/2) + tWTR	tCK	1
write	Precharge all	WL + (BL/2) + tWTR	tCK	1
Write w/ AP	Precharge (to same bank as Write w/ AP)	WL + (BL/2) + tWTR	tCK	1
White W/ AP	Precharge all	WL + (BL/2) + tWTR	tCK	1
Drocharge	Precharge (to same bank as precharge)	1	tCK	1
Precharge	Precharge all	1	tCK	1
	Precharge	1	tCK	1
Precharge All	Precharge all	1	tCK	1

Notes:

For a given bank, the precharge period should be counted from the latest precharge command, either one bank precharge or precharge all, issued to that bank. The precharge period is satisfied after tRP depending on the latest precharge command issued to that bank.

#### 9.15 The Burst Terminate [BST]

The Burst Terminate (BST) command is initiated by having /CS low, CA0 high, CA1 high, CA2 low, and CA3 low at the rising edge of clock. The 4-bit prefetch architecture allows the BST command to be asserted on an even number of clock cycles after a write or read command. The BST command only affects the most recent read or write command. The latency of the BST command following a read command is equal to the Read Latency (RL). The latency of the BST command following a Write command is equal to the Write Latency (WL). Therefore, the effective burst length of a Read or Write command interrupted by a BST command is an integer multiple of 4 and is defined as follows:

Effective BL = 2 × {Number of clocks from the read or write command to the BST command}

[See Figure 54 in JEDEC Standard No. 209-2E]

Burst Terminate interrupts the burst RL cycles after the BST command for reads. BST can only be issued an even number of clocks after the read command.

[See Figure 53 in JEDEC Standard No. 209-2E]



Burst Terminate interrupts the burst WL cycles after the BST command for writes. BST can only be issued an even number of clocks after the write command.

#### 9.16 Refresh Command [REF]

The Refresh command is initiated by having /CS low, CA0 low, CA1 low, and CA2 high at the rising edge of clock. All Bank Refresh is initiated by having CA3 high at the rising edge of clock.

For All Bank Refresh, all banks of the LPDDR2 RAM must be precharged and idle for a minimum of the Precharge time (tRP) before the Refresh command (REF) can be applied. An address counter, internal to the device, supplies the bank address during the refresh cycle. No control of the external address bus is required once this cycle has started. When the All Bank refresh cycle has completed, all banks of the LPDDR2 RAM will be in the precharged (idle) state. A delay between the Refresh Command (REF) and the next Activate command or subsequent Refresh command must be greater than or equal to the Refresh cycle time (tRFC).

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight Refresh commands can be posted to any given LPDDR2 RAM SDRAM, meaning that the maximum absolute interval between any Refresh command and the next Refresh command is 9 × tREFI.

#### [See Figures 76, 77 in JEDEC Standard No. 209-2E]

#### 9.17 Self-Refresh [SELF]

The self-refresh command can be used to retain data in the LPDDR2 RAM, even if the rest of the system is powered down. When in the self-refresh mode, the LPDDR2 RAM retains data without external clocking. The LPDDR2 RAM device has a built-in timer to accommodate self-refresh operation. The self-refresh command is defined by having CKE low, /CS low, CA0 low, CA1 low, and CA2 high at the rising edge of the clock. CKE must be high during the previous clock cycle. Once the command is registered, CKE must be held low to keep the device in self-refresh model. Once the LPDDR2 RAM has entered self refresh mode, all of the external signals except CKE, are "don't care". For proper self-refresh operation, all power supply pins (VDD1, VDD2, VDDQ and VREF) must be at valid levels. The SDRAM initiates a minimum of one refresh command internally within tCKE period once it enters self-refresh mode. The clock is internally disabled during self-refresh operation to save power. The minimum time that the LPDDR2 RAM must remain in self-refresh mode is tCKE. The user may change the external clock frequency or halt the external clock one clock after self-refresh entry is registered; however, the clock must be restarted and stable before the device can exit self-refresh operation.

The use of self-refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from self-refresh mode. Upon exit from self-refresh, the LPDDR2 RAM requires a minimum of one extra auto refresh command before it is put back into self-refresh mode.

#### [See Figure 78 in JEDEC Standard No. 209-2E]

Note: Device must be in the "All banks idle" state prior to entering self refresh mode.

#### 9.18 Mode Register Read Command

The mode register read command is used to read configuration and status data from mode registers. The mode register read (MRR) command is initiated by having /CS low, CA0 low, CA1 low, CA2 low, and CA3 high at the rising edge of the clock. The mode register is selected by {CA1f to CA0f, CA9r to CA4r}. The mode register contents are available on the first data beat of DQ0 to DQ7, RL + tDQSCK + tDQSQ after the rising edge of the clock where the mode register read command is issued. Subsequent data beats contain valid, but undefined content. The MRR command has a burst length of four. The MRR command may not be interrupted by the BST command, MRR command or any other read command. The MRR command period (tMRR) is 2 clocks.

#### [See Figure 79 in JEDEC Standard No. 209-2E]

Notes: Mode register read has a burst length of four. apmemory

Mode register read may not be interrupted by subsequent read, MRR, or BST command. Mode register data is valid only on DQ0 to DQ7 on the first beat. Subsequent beats contain valid, but undefined data. The mode register read command period (tMRR) is 2 clocks. No command (other than NOP or DESL) is allowed during this period.

#### 9.19 Mode Register Write Command

The mode register write command is used to write configuration data to mode registers. The mode register write (MRW) command is initiated by having /CS low, CA0 low, CA1 low, CA2 low, and CA3 low at the rising edge of the clock. The mode register is selected by {CA1f to CA0f, CA9r to CA4r}. The data to be written to the mode register is contained in CA9f to CA3f. The MRW command period is defined by tMRW.

The MRW may only be issued when all banks are in the idle pre-charge state or to issue a reset command.

The MRW command is also used to initiate the reset command. The reset command is allowed in both the Idle and row active states as well as the power on Initialization sequence and brings the device to the tRESET (tINIT4) state in the power on Initialization sequence.

#### [[See Figure 84 in JEDEC Standard No. 209-2E]

Note: The mode register write command period (tMRW) is 5 clocks. No command (other than NOP or DESL) is allowed during this period.

#### 9.20 Power-Down [PDEN]

Power-down is synchronously entered when CKE is registered low and /CS high at the rising edge of clock. CKE is not allowed to go low while mode register read or write operations are in progress. CKE is allowed to go low while any of other operations such as row activation, precharge or auto precharge, or auto-refresh is in progress, but power-down IDD spec will not be applied until finishing those operations. Timing diagrams are shown in the following pages with details for entry into power-down.

If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CK, /CK and CKE. In power-down mode, CKE low must be maintained at the inputs should be in a valid state but all other input signals are "Don't Care". CKE low must be maintained until tCKE has been satisfied. Maximum power-down duration is limited by the refresh requirements of the device, which allows a maximum of 9 tREFI if maximum posting of REF is utilized immediately before entering power-down.

The power-down state is synchronously exited when CKE is registered high (along with a NOP or deselect command). CKE high must be maintained until tCKE has been satisfied.

#### [See Figure 91 in JEDEC Standard No. 209-2E]

The pattern shown below can repeat over a long period of time. With this pattern, LPDDR2 RAM guarantees all AC and DC timing, voltage specifications with temperature and voltage drift.

[See Figure 93 in JEDEC Standard No. 209-2E]

[See Figure 95 in JEDEC Standard No. 209-2E]

[See Figure 96 in JEDEC Standard No. 209-2E]

[See Figure 97 in JEDEC Standard No. 209-2E]

[See Figure 99 in JEDEC Standard No. 209-2E]

[See Figure 100 in JEDEC Standard No. 209-2E]



[See Figure 101 in JEDEC Standard No. 209-2E]

[See Figure 102 in JEDEC Standard No. 209-2E]

[[See Figure 103 in JEDEC Standard No. 209-2E]

[See Figure 104 in JEDEC Standard No. 209-2E]

#### 9.21 Deep Power-Down [DPDEN]

Deep power-down is synchronously entered when CKE is registered low with /CS low, CA0 high, CA1 high, and CA2 low at the rising edge of clock. In deep power-down mode, all input buffers except CKE, all output buffers, and the power to the array will be disabled. The contents of the SDRAM will be lost upon entry into deep power-down mode.

The deep power-down state is asynchronously exited when CKE is registered high with a stable clock input. The SDRAM must be fully re-initialized as described in the Power up initialization Sequence. The SDRAM is ready for normal operation after the initialization sequence.

[See Figure 105 in JEDEC Standard No. 209-2E]

#### 9.22 Input Clock Stop and Frequency Change during Power-Down

LPDDR2 RAM input clock frequency can be changed under following conditions: LPDDR2 RAM is in power down mode. CKE must be at logic low level. A minimum of 2 clocks must be waited after CKE goes low before clock frequency may change

In order to reduce power, the input clock may be stopped during power down. When exiting power down, the clock must be stable prior to CKE going high.

SDRAM input clock frequency is allowed to change only within minimum and maximum operating frequency specified for the particular speed grade. During input clock frequency change, CKE must be held at stable low levels. Once input clock frequency is changed, stable new clocks must be provided to SDRAM before precharge power down may be exited. Depending on new clock frequency an additional MRW command may need to be issued to appropriately set the WR, RL and so on.

[See Figure 91 in JEDEC Standard No. 209-2E]

#### 9.23 Clock Stop

Stopping the clocks during idle periods is an effective way of reducing power consumption. In addition to clock stop during power-down states, LPDDR2 RAM also supports clock stop under the following conditions:

The last command (activate, read, write, precharge, mode register write, mode register read, refresh) has executed to completion, including any data-out during read bursts; the number of clock pulses per access command depends on the device's AC timing parameters and the clock frequency.

The related timing conditions (tRCD, tWR, tRP, tMRR, tMRW, etc.) have been met. CKE is held high.

When the above conditions have been met, the device is either in "idle state" or "row active" state and clock stop mode may be entered with CK held low and /CK held high.

Clock stop mode is exited by restarting the clock. At least one NOP command must be issued before the next command may be applied. Additional clock pulses might be required depending on the system characteristics.

[See Figure 91 in JEDEC Standard No. 209-2E]



#### 9.24 No Operation Command [NOP]

The no operation command (NOP) should be used in cases when the LPDDR2 RAM is in an idle or a wait state. The purpose of the no operation command is to prevent the LPDDR2 RAM from registering any unwanted commands between operations. NOP command is holding /CS low, CAO high, CA1 high, and CA2 high at the rising edge of the clock. NOP command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

#### 9.25 Deselect Command [DESL]

The deselect command (DESL) performs the same function as a no operation command. DESL command occurs when /CS is brought high at the rising edge of the clock.



	Change History								
Rev. #	Who	When	What						
0.0	Conan	2014-05-22	Initial Version						
0.1	Conan	2015-02-05	part# change, tRPab, added 2x tREFI						
0.2	Conan	2015-05-13	added x16 part#, correction to package size & ball size						
0.3	0.3 Conan 2015-06-10		updated current numbers from silicon, IDD6 to Typical + notes, removed notes from 2.5						
0.4	Conan	2015-06-24	removed IDD4RQ						
0.5	Conan	2015-09-04	updated IDD4R #						
1.0	HCLIN	2015-11-18	updated operation temperature down to -40°C						
1.1	HCLIN	2016-07-06	Corrected typo of interface & refresh requirement						
1.2	HCLIN	2016-12-12	Corrected IDD4W spec						
1.3	HCLIN	2017-03-10	Added package detail.						
1.4	HCLIN	2017-08-10	Revised 134b package to 10x11.5(AB)						
1.5	HCLIN	2017-12-20	Added 162b package of 8x10.5(ED)						
1.6	Jecy	2017-12-22	Added 134b, 168b package						
1.7	HCLIN	2018-04-15	Updated Pin Configuration of 134b of 1CS						
1.8	Lance	2018-07-06	modify temperature grade code of PN from XT to X						
1.9	Lance	2018-07-31	modify BGA134 ball assignment						
2.0	Jerry	2019-03-29	updated IDD4R #						
2.0a	David	2019-09-11	updated and reserved KGD datasheet for x16 and x32						
2.1a	David	2019-11-14	Max CLK=466MHz with 134B - AB under normal range						
2.1b	Jacky	2020-04-27	1.Modify MR4's access of Mode Register Assignment from W to R. 2.Modify bit[4] tested Die of MR9 to Reserved.						
2.1c	Jacky	2020-05-13	1.Added Power-off Sequence description.						